| FORM PTO-1449   | U.S. Department of Commerce<br>Patent and Trademark Office | Atty. Docket No.   | Serial No. |  |  |
|---|--|--------------------|------------|--|--|
| (Rev. 2-32)   | Patent and Trademark Office                                | 02-957             | 10/603,388 |  |  |
| INFORMATION DISC<br>STATEMENT BY APP<br>Use several sheets if n | PLICANT  |                    |            |  |  |
| O' TO   | i  | Applicant:         |            |  |  |
| OCT 2 7 2003  |  | Rajamohana Hegde e | et al.     |  |  |
| OUT TO LINE THE TRADPAINED                                      |  | Filing Date:       | Group:     |  |  |
|   |  | June 24, 2003      | 2631       |  |  |

#### **U.S. PATENT APPLICATION DOCUMENTS**

| Examiner<br>Initial |    | Document Number | Filing Date | Name          | Class | Subclass | Publication<br>Date if<br>Appropriate |
|---------------------|----|-----------------|-------------|---------------|-------|----------|---------------------------------------|
| DAT                 | 1. | 2001/0035994    | 02/28/2001  | Agazzi et al. |       |          | 11/01/2001                            |
| SAT                 | 2. | 2001/0035997    | 01/17/2001  | Agazzi        |       |          | 11/01/2001                            |
| JAT                 | 3. | 2002/0012152    | 07/23/2001  | Agazzi et al. |       |          | 01/31/2002                            |
| UAT                 | 4. | 2002/0080898    | 03/01/2002  | Agazzi et al. |       |          | 06/27/2002                            |
| TAB                 | 5. | 2002/0060827    | 11/20/2001  | Agazzi        |       |          | 05/23/2002                            |

# **U.S. PATENT DOCUMENTS**

| Examiner<br>Initial | Document Number | Date | Name | Class | Subclas<br>s | Filing<br>Date if<br>Appropriat |
|---------------------|-----------------|------|------|-------|--------------|---------------------------------|
|                     |                 |      |      |       |              |                                 |

# FOREIGN PATENT DOCUMENTS

| Examin r<br>Initial | Document Number | Date | Country | Class | Subclass | Tran<br>Yes | slation<br>No |
|---------------------|-----------------|------|---------|-------|----------|-------------|---------------|
|                     |                 |      |         |       |          |             |               |

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

| JAK      | 6. | Lee, Edward A., Messerschmitt David G., Digi | ital Communication-Second Edition, pp. 406-409. |  |
|----------|----|--|---|--|
| EXAMINER |    | Leweller                                     | DATE CONSIDERED 3/2/2006                        |  |

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

| FORM PTO-1449<br>(Rev. 2-32)                                     | U.S. Department of Commerce<br>Patent and Trademark Office | Atty. Docket No. | Serial No. |  |
|--|--|------------------|------------|--|
| (1164. 2-32)   | ratem and trademark office                                 | 02-957           | 10/603,388 |  |
| INFORMATION DISC<br>STATEMENT BY API<br>(Use several sheets if r |  |                  |            |  |
|  |  | Applicant:       |            |  |
| 017 2 7 2013 E   |  | Rajamohana Hegde | et al.     |  |
| OCT 2 DATE THE TRADELINE   |  | Filing Date:     | Group:     |  |
| y Inau   |  | June 24, 2003    | 2631       |  |

#### **U.S. PATENT DOCUMENTS**

| Examiner<br>Initial | Document Number | Date | Name | Class | Subclas<br>s | Filing<br>Date if<br>Appropriate |
|---------------------|-----------------|------|------|-------|--------------|----------------------------------|
|                     |                 |      |      |       |              |                                  |

# **FOREIGN PATENT DOCUMENTS**

| Examiner<br>Initial |                 | !    |         |       |          | Trans | Translation |  |
|---------------------|-----------------|------|---------|-------|----------|-------|-------------|--|
|                     | Document Number | Date | Country | Class | Subclass | Yes   | No          |  |
|                     |                 |      |         |       |          |       |             |  |

# OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

| DAT      | 7.                                      | Sieben, Mike, Conradi, Jan, Dodds, David E., Optical Single Sideband Transmission at 10 Gb/s Using Only Electrical Dispersion Compensation, Journal of Lightwave Technology, Vol. 17 No. 10, pp. 1742-1749, October 1999.                  |  |  |  |  |  |
|----------|---|--|--|--|--|--|--|
| コキナ      | 8.                                      | Haykin, Simon S., Adaptive Filter Theory, pp. 8-10, 1986.  |  |  |  |  |  |
| JAT      | 9.                                      | m, Kyoung, Powers, Edward J., <i>A Digital Method of Modeling Quadratically Nonlinear Systems with a General andom Input</i> , IEEE Transactions on Acoustics, Speech, and Signal Processing, vol. 36, no. 11, pp 1758-1769, ovember 1988. |  |  |  |  |  |
| JAT      | 10.                                     | Shanbhag, Naresh R., Algorithms Transformation Techniques for Low-Power Wireless VLSI Systems Design, pp. 1-36.  |  |  |  |  |  |
| JAT      | 11.                                     | Fettweis, Gerhard, Meyr Heinrich, High-Speed Parallel Viterbi Decoding: Algorithm and VLSI-Architecture, IEEE Communications Magazine, pp. 46-55, May 1991.  |  |  |  |  |  |
| JAT      | 12.                                     | Parhi K. Keshab, Pipelining and Parallel Processing, pp. 1999. pp 63-64 \$ 70-73   |  |  |  |  |  |
| TAG      | 13.                                     | Haunstein, Sticht K., Design of Near Optimum Electrical Equalizers for Optical Transmissions In the Presence of PMD.   |  |  |  |  |  |
| DAT      | 14.                                     | Bulow, Henning, Thielecke, Tunther, Electronic PMD Mitigation-From Linear Equalization to Maximum-Likelihood Detection.  |  |  |  |  |  |
| EXAMINER | CAMINER Jumble DATE CONSIDERED 3/2/2006 |  |  |  |  |  |  |

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

MCDONNELL BOEHNEN HULBERT & BERGHOFF 300 SOUTH WACKER DRIVE CHICAGO, ILLINOIS 60608 TELEPHONE (312) 813-0001

| FORM PTO-1449<br>(Rev. 2-32)                                      | U.S. Department of Commerce<br>Patent and Trademark Office | Atty. Docket No.    | Serial No. |
|---|--|---------------------|------------|
| (18112-02)  | · dionalia i i dionalia omo                                | 02-957              | 10/603,388 |
| INFORMATION DISCL<br>STATEMENT BY APP<br>(Use several sheets if n | PLICANT  |                     |            |
| IPE   |  | Applicant:          |            |
|   |  | Rajamohana Hegde et | al.        |
| 007 27 2003   |  | Filing Date:        | Group:     |
| 3 manount of  |  | June 24, 2003       | 2631       |

#### **U.S. PATENT DOCUMENTS**

| Examiner<br>Initial | Document Number | Date | Name | Class | Subclas<br>s | Filing<br>Date if<br>Appropriate |
|---------------------|-----------------|------|------|-------|--------------|----------------------------------|
|                     |                 |      |      |       |              |                                  |

#### FOREIGN PATENT DOCUMENTS

| Examin r<br>Initial | Document Number | Date | Country | Class | Subclass | Trans<br>Yes | slation<br>No |
|---------------------|-----------------|------|---------|-------|----------|--------------|---------------|
|                     |                 |      |         |       |          |              |               |

### OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

| DAT      | 15. | Boo, Montse, Arguello, Francisco, Bruguera, Javier D., Doallo Ramon, <i>High-Performance VLSI Architecture for the Viterbi Algorithm,</i> IEEE Transactions on Communications, Vol. 45, No. 2, pp. 168-176, February 1997. |  |  |  |  |  |
|----------|-----|--|--|--|--|--|--|
| TAG      | 16. | Fettweis, Gerhard, Meyer, Heinrich, <i>Parallel Viterbi Algorithm Implementation: Breaking the ACS-Bottleneck,</i> IEEE Transactions on Communications, Vol. 37, No. 8, pp. 785-790, August 1989.                          |  |  |  |  |  |
| SAT      | 17. | Kou-Hu, Dunham, James G., Sliding Block Decoding of Convolutional Codes, IEEE Transactions on munications, Vol. Com-29, No. 9, pp. 1401-1403, September 1981.  |  |  |  |  |  |
| JAT      | 18. | Robertson, Patrick, Hoeher, Peter, Optimal and Sub-Optimal Maximum a Posteriori Algorithms Suitable for Turbo Decoding, ETT Vol. 8, pp. 119-125, March-April 1997.   |  |  |  |  |  |
| TAG      | 19. | ack, Peter J., Meng, Teresa H., A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder, IEEE Journal of Solid-State rouits, Vol. 27, No. 12, pp. 1877-1885, December 1992.  |  |  |  |  |  |
| DAT      | 20. | ack, Peter J., Meng, Teresa H., A 1-Gb/s, Four-State, Sliding Block Viterbi Decoder, IEEE Journal of Solid-State rouits, Vol. 32, No. 6, pp. 797-805, June 1997.   |  |  |  |  |  |
| JAT      | 21. | Fettweis, Gerhard, Meyr, Heinrich, High-Rate Viterbi Processor: A Systolic Array Solution, IEEE Journal on Selected Areas in Communications, Vol. 8, No. 8, pp. 1520-1534, October 1990.                                   |  |  |  |  |  |
| TAG      | 22. | A. K. Yeung and J. M. Rabaey, A 210Mb/s Radix-4 Bit-level Pipelined Viterbi Decoder, ISSCC, 1995. 1988-87  |  |  |  |  |  |
| EXAMINER |     | June 1 DATE CONSIDERED 3/2/2006  |  |  |  |  |  |

EXAMINER: Initial if citation considered whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

MCDONNELL BOEHNEN HULBERT & BERGHOFF 300 SOUTH WACKER DRIVE CHICAGO, ILLINOIS 80808 TELEPHONE (312) 813-0001

| FORM PTO-1449<br>(Rev. 2-32)  | U.S. Department of Commerce<br>Patent and Trademark Office | Atty. Docket No.        | Serial No. |  |
|---|--|-------------------------|------------|--|
| (1.64. 2-52)  | ratemana rradomana omos                                    | 02-957                  | 10/603,388 |  |
| INFORMATION DISC<br>STATEMENT BY AF<br>Ulse several sheets if   | PPLICANT   |                         |            |  |
| OIPE  |  | Applicant:              |            |  |
| ( OCT 2 7 2003 S)   |  | Rajamohana Hegde et al. |            |  |
| THE THEODOLINE OF THE PARTY OF |  | Filing Date:            | Group:     |  |
| MADAMAKU  |  | June 24, 2003           | 2631       |  |

**U.S. PATENT DOCUMENTS** 

| Examin r<br>Initial | Document Number | Date | Name | Class | Subclas<br>s | Filing<br>Date if<br>Appropriate |
|---------------------|-----------------|------|------|-------|--------------|----------------------------------|
|                     |                 |      |      |       |              |                                  |

**FOREIGN PATENT DOCUMENTS** 

| Examiner<br>Initial | Document Number | Date | Country | Class | Subclass | Tran<br>Yes | slation<br>No |
|---------------------|-----------------|------|---------|-------|----------|-------------|---------------|
|                     |                 |      |         |       |          |             |               |

### OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc).

| TAC      | 23. | Fettweis, Gerhard, Karabed, Razmik, Siegel, Paul H., Thapar, Hemant K., Reduced-complexity Viterbi detector architectures for partial response signaling, IEEE Global Telecommunications Conference, Singapore, Technical Program Conference Record, vol. 1, pp. 559-563, November 1995. |  |  |  |  |  |  |
|----------|-----|--|--|--|--|--|--|--|
| JAT      | 24. | Conway, Implementation of High Speed Viterbi Detectors, Electronics Letters, 35(24):2089-2090, November 25   |  |  |  |  |  |  |
| JAT      | 25. | C. B. Shung, P. H. Siegel, G. Ungerboeck and H. K. Thapar, VLSI architectures for metric normalization in the Viterbialgorithm, in Proc. Int. Conf. Communications, vol. 4, Apr. 1990, pp. 1723-1728.  |  |  |  |  |  |  |
| JAT      | 26. | Hekstra, Andries P., An Alternative to Metric Rescaling in Viterbi Decoders, IEEE Transactions On Communications, Vol. 37, No. 11, pp 1220-12/2, November 1989.  |  |  |  |  |  |  |
| EXAMINER |     | HUMM DATE CONSIDERED 3/2/2006  |  |  |  |  |  |  |

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

| rom P          | TO-144         | 9 (modified)            |                                       |         | tty. Docket N<br>-957 | io.            | Serial<br>10/603                      |                       |
|----------------|----------------|-------------------------|---------------------------------------|---------|-----------------------|----------------|---------------------------------------|-----------------------|
| List of P      | atants an      | d Publications fo       | r Annlicant's                         |         | pplicant              | <del></del>    | 10/00.                                | ,,366                 |
| CI IDDI        |                | AL INFORMATIO           | = =                                   | i -     | ijamohana H           | eode etal      |                                       |                       |
| SUPPL          | ,L,1V1L,1V 1 7 | STATEMENT               | N DISCLOSOR                           |         | ·,                    | ogue, et u     |                                       |                       |
| 6              |                |                         |                                       | Fi      | ling Date:            |                | Group                                 | ):                    |
| <u> </u>       | (Use s         | everal sheets if neces: | sary)                                 |         | ne 24, 2003           |                | 2631                                  | •                     |
| A U.           | S. Patent      | Documents               | Foreig                                | n Pater | t Document            | s              | 0                                     | ther Art              |
| . <b>9</b>     | No             | ne                      |                                       | No      | ne                    |                | S                                     | ee Page 1             |
| AER            |                |                         |                                       |         |                       |                | · · · · · · · · · · · · · · · · · · · |                       |
|                |                |                         | U.S. Pa                               | tent    | Docume                | ents           |                                       |                       |
| Exam.<br>Init. | Ref.<br>Des.   | Document<br>Number      | Date                                  |         | Name                  | Class          | Sub<br>Class                          | Filing Date of App.   |
|                | Al             |                         |                                       |         |                       |                |                                       |                       |
|                | A2             |                         |                                       |         |                       |                |                                       |                       |
|                |                |                         | Foreign F                             | aten    | t Docur               | nents          |                                       |                       |
| Exam.<br>Init: | Ref.<br>Des.   | Document<br>Number      | Date                                  | C       | ountry                | Class          | Sub<br>Class                          | Translation<br>Yes/No |
|                | Bl             |                         | · · · · · · · · · · · · · · · · · · · |         |                       |                |                                       |                       |
|                | B2             |                         |                                       | -       |                       |                |                                       |                       |
|                | Other A        | Art (Includi            | ng Autho                              | r, Ti   | le, Date              | Pertin         | ent Pag                               | ges, Etc.)            |
| Exam.<br>Init. | Ref.<br>Des.   |                         |                                       |         | Citatio               | n              |                                       |                       |
|                | Cl             | Erik Paaske             | and Jakob                             | Dah     | l Anderse             | n, "Hig        | h Speed                               | Viterbi Decoder       |
| J AT           |                | Architecture"           | , - First ES                          | A Wo    | rkshop on             | Tracking       | g, Teleme                             | try and Command       |
| <i>J</i> (1)   |                | Systems, EST            |                                       | 98.     | PP                    | 1-8            |                                       | <del> </del>          |
|                | C2             | Chinnery, D             |                                       | Keutz   |                       |                |                                       | Hz in an ASIC         |
| AT             |                |                         |                                       | -       |                       | Jesign A       | utomation                             | Conference, Las       |
| <u> </u>       | ~~             | Vegas, NV, P            |                                       |         |                       | on d III.      | hon Date                              | . ((Danaliana)        |
| 7 n+           | C3             |                         |                                       |         |                       |                |                                       | r, "Equalization of   |
| 1 1            |                | November, 19            |                                       | IB Car  |                       | oco , FIO      | cccumgs,                              | GLOBECOM'98,          |
|                | C4             | <del></del>             |                                       | nathy   | Arun "Ale             | ر<br>Porithm-F | Based Low                             | /-Power and High-     |
| AT             | C4             | _                       |                                       |         |                       |                |                                       | the IEEE, Volume      |
| 1) '           |                | 86, No. 6, Jur          |                                       | ٠       |                       | , : : : : : :  |                                       | ,                     |
|                | C5             |                         |                                       | Alan    | N. Jr., "Lo           | w-Power        | Viterbi D                             | ecoder for CDMA       |
| AT             |                | Mobile Term             |                                       |         |                       |                |                                       | olume 33, No. 3,      |
| 1133           |                | March 1998.             |                                       | ·       |                       | <del></del>    |                                       |                       |
|                |                | 4                       |                                       |         |                       |                |                                       |                       |
|                |                | //                      | /.                                    |         |                       |                |                                       | . /                   |

EXAMINER: INITIAL IF REFERENCE CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED. INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.

| Form         | n PTO-1449 (modified)   |                        | Atty. Docket No. Serial No. 10/603,388 |                            |  |  |
|--------------|---|------------------------|--|----------------------------|--|--|
| OIPESU       | of Patents and Publications for A<br>RPLEMENTAL INFORMATION STATEMENT | Applicant's DISCLOSURE | Applicant<br>Rajamohana Hegde, e       | et al.                     |  |  |
| MON 5 8 5003 | (Use several sheets if necessar                                       | ·y)                    | Filing Date:<br>June 24, 2003          | Group:<br>2631             |  |  |
| E RADIBARRE  | U.S. Patent Documents  None   | Foreign P              | Patent Documents  None                 | Other Art See Page 1 and 2 |  |  |

| Exam.<br>Init. | Ref.<br>Des. | Citation   |
|----------------|--------------|--|
| ) AT           | C6           | Furuya, Yukitsuna; Akashi, Fumio and Murakami, Shuji, "A Practica Approach Towerad Maximum Likelihood Sequence Estimation for Band Limited Nonlinear Channels", IEEE Transactions on Communications, Volum Com-31, No. 2, February, 1983.                                |
| 1AT            | C7           | Summerfield, S., "Analysis of Convolutional Encoders and Synthesis of Rate 2/n Viterbi Decoders", IEEE Transaction on Information Theory, Volume 42 Number 4, Page 1280, July 1996.  |
| JAT            | C8           | Choi, Young-bae, "A VLSI Architecture for High Speed and Variable Cod Rate Viterbi Decoder" ICSPAT, Proceedings, Pages 1918-22, 2000.  |
| 7AT            | C9           | Reeve, J.S., "A Parallel Viterbi Decoding Algorithm", July 21, 2000.   |
| JAT            | C10          | Gross, Warren J.; Gaudet, Vincent C. and Gulak, P. Glenn, "Difference Metric Soft-Output Detection: Architecture and Implementation", IEEE Transaction on Circuits and Systems II (Analog and Digital Signal Processing), Volume 48 No. 10, Pages 904-911, October 2001. |
| AT             | C11          | Ranpara, Samirkumar, "A Low-Power Viterbi Decoder Design for Wireles Communications Applications", Int. ASIC Conference, September 1999.   |
| AT             | C12          | Boo, M.; Arguello, F.; Bruguera, J.D.; and Zapata, E.L., "High-Speed Viter Decoder: An Efficient Scheduling Method to Exploit the Pipelining", IEE Int'l. August 19-21, 1996.  |
| +              | C13          | Chinnery, David, Nikolic, Borivoje and Keutzer, Kurt, "Achieving 550 MHz an ASIC Methodology", Presentation, Proceedings of the 38 <sup>th</sup> Desig Automation Conference, Las Vegas, NV, pp. 420-425, June 2001,   |